

MULTIPLE FLOATING GUARD RING EDGE TERMINATION FOR SILICON
CARBIDE DEVICES AND METHODS OF FABRICATING SILICON CARBIDE
DEVICES INCORPORATING SAME

RELATED APPLICATIONS

The present application claims priority from United States Provisional Patent Application Serial No. 60/440,193, entitled "MULTIPLE FLOATING GUARD RING EDGE TERMINATION FOR SILICON CARBIDE DEVICES AND
5 METHODS OF FABRICATING SILICON CARBIDE DEVICES INCORPORATING SAME," and filed January 15, 2003, the disclosure of which is incorporated herein by reference as if set forth fully.

FIELD OF THE INVENTION

10 The present invention relates microelectronic devices and more particularly to edge termination for silicon carbide devices.

BACKGROUND OF THE INVENTION

15 High voltage silicon carbide (SiC) Schottky diodes, which can handle voltages between, for example, about 600V and about 2.5 kV, are expected to compete with silicon PIN diodes fabricated with similar voltage ratings. Such diodes may handle as much as about 100 amps or more of current, depending on their active area. High voltage Schottky diodes have a number of important applications, particularly in the field of power conditioning, distribution and control.

20 An important characteristic of a SiC Schottky diode in such applications is its switching speed. Silicon-based PIN devices typically exhibit relatively poor switching speeds. A silicon PIN diode may have a maximum switching speed of approximately 20 kHz, depending on its voltage rating. In contrast, silicon carbide-based devices are theoretically capable of much higher switching speeds, for example,
25 in excess of about 100 times better than silicon. In addition, silicon carbide devices may be capable of handling a higher current density than silicon devices.

A conventional SiC Schottky diode structure has an n-type SiC substrate on which an n⁻ epitaxial layer, which functions as a drift region, is formed. The device typically includes a Schottky contact formed directly on the n⁻ layer. Surrounding the Schottky contact is a p-type JTE (junction termination extension) region that is typically formed by ion implantation. The implants may be aluminum, boron, or any other suitable p-type dopant. The purpose of the JTE region is to reduce or prevent the electric field crowding at the edges, and to reduce or prevent the depletion region from interacting with the surface of the device. Surface effects may cause the depletion region to spread unevenly, which may adversely affect the breakdown voltage of the device. Other termination techniques include guard rings and floating field rings that may be more strongly influenced by surface effects. A channel stop region may also be formed by implantation of n-type dopants such as Nitrogen or Phosphorus in order to prevent the depletion region from extending to the edge of the device.

Additional conventional terminations of SiC Schottky diodes are described in "Planar Terminations in 4H-SiC Schottky Diodes With Low Leakage And High Yields" by Singh *et al.*, ISPSD '97, pp. 157-160. A p-type epitaxy guard ring termination for a SiC Schottky Barrier Diode is described in "The Guard-Ring Termination for High-Voltage SiC Schottky Barrier Diodes" by Ueno *et al.*, IEEE Electron Device Letters, Vol. 16, No. 7, July, 1995, pp. 331-332. Additionally, other termination techniques are described in published PCT Application No. WO 97/08754 entitled "SiC Semiconductor Device Comprising A PN Junction With A Voltage Absorbing Edge."

As briefly discussed above, Junction termination extension (JTE), multiple floating guard rings (MFGR) and field plates (FP) are commonly used termination schemes in high voltage silicon carbide devices. JTE may be very effective edge termination, however JTE may also require tight control of the product of the active doping concentration and junction depth. Furthermore, additional fabrication costs may be incurred as a result of added photolithography and implantation steps.

FP is also a conventional technique for edge termination of a device and may be cost-effective. In conventional FP devices, high fields are supported by the oxide layer under the metal field plate. This technique performs well for silicon devices where the highest field in the semiconductor is relatively low. However, in SiC devices the electric fields in the blocking state may be very high (~2 MV/cm) which

multiplies by a factor of 2.5 at the oxide-semiconductor interface. This leads to very high oxide fields and may result in long-term reliability problems. Thus, FP may be unsuitable for use in SiC devices.

Multiple floating guard rings in addition to JTE has been proposed as a technique for reducing the sensitivity of the JTE to implant dose variation. See Kinoshita *et al.*, "Guard Ring Assisted RESURF: A New Termination Structure Providing Stable and High Breakdown Voltage for SiC Power Devices," *Tech. Digest of ISPSD '02*, pp. 253-256. Kinoshita *et al.* reported that such techniques reduced the sensitivity to implant dose variation. However, the area utilized for termination was increased to almost three times the area of JTE alone as the guard rings are added to both the inner edge of the JTE and the outside of the JTE.

MFGR may also be a cost-effective method of edge termination because it may use fewer fabrication steps than JTE. However, MFGR may be very sensitive to surface charges in the oxide-semiconductor interface. The ideal electric field profile of an ideal Multiple Floating Guard Rings (MFGR) termination is shown in **Figures 1A through 1D**. **Figure 1A** illustrates a conventional MFGR device where the spacing between the p-type SiC guard rings is illustrated as constant for simplicity. At the blocking state, the depletion region starts at the main junction and expands both laterally and vertically. Once the depletion region punches through to the first guard ring, the potential of the first guard ring gets pinned to that of the main junction. At this point, the punch-through side of the guard ring injects a small amount of holes into the n-region. This lost charge is replaced by the depletion of the n charge from the outer edge of the guard ring. This punch-through and charge injection continues on until the depletion region reaches the final guard ring. Since the amounts of n-charge depleted between the guard rings are the same (constant spacing MFGR's), the peak x-field each guard ring sees is the same for all guard rings, as shown in **Figure 1B**. However, as seen in **Figure 1C**, the peak y-field is different for all guard rings because the amount of n-charge depletion is different for all guard rings. The highest y-field value is present at the main junction and successive guard rings have reduced levels of y-field. The vector sum of the x and the y fields is illustrated in **Figure 1D**, and shows the highest electric field at the bottom corner of the main junction (circled in **Figure 1A**). Therefore, breakdown is expected to happen at the circled bottom edge of the main junction if equally spaced MFGR termination is used. If it is desired that each floating guard ring supports the same electric fields, the spacing between the

guard rings may vary. The spacing between the main junction and the inner-most guard ring may be the smallest, and the spacing at the outer-most guarding may be the largest.

One potentially critical issue with the MFGR termination scheme is that it is very sensitive to the charge at the oxide-semiconductor interface. The net charge at metal-oxide-semiconductor (MOS) gate regions of MOS transistors can be very low. However, field oxides often typically have lower quality when compared to thermally grown gate oxides and plasma processing steps may result in higher oxide charges. When a large amount of positive charge is present at the oxide-semiconductor interface, the surface of the lightly doped n-layer turns into n⁺ regions, which compresses the equi-potential lines. This results in very high field at the oxide-semiconductor interface and, therefore, reduces the effectiveness of the floating guard rings that may result in a reduction of blocking voltage for the devices. In addition, this charge, mostly positive, can move towards or away from the oxide-semiconductor interface, causing time dependent breakdown voltage, or breakdown walk-out. Breakdown walk-out refers to a phenomenon where the breakdown voltage starts at a first value and increases with time and bias. This problem may be even greater in silicon carbide devices because the field oxides are generally deposited. Deposited oxides, typically, have inferior characteristics to those of thermally grown layers, and the oxide-semiconductor interface in a silicon carbide device has much greater charge density compared to that of a silicon device.

Putting Offset Field Plates on each guard ring was suggested in Yilmaz, "Optimization and Surface Charge Sensitivity of High Voltage Blocking Structures with Shallow Junctions," *IEEE Transactions on Electron Devices*, Vol. 38, No. 3, July 1991, pp. 1666-1675. Such a structure is illustrated in **Figure 2**. As seen in **Figure 2**, an n-type semiconductor layer **10** has a main junction **12** and a series of floating guard rings **14** formed therein. An oxide layer **16** is provided on the semiconductor layer **10** and openings are provided in the oxide layer **16**. The offset field plates **18** are provided in the openings to contact the floating guard rings **14** and to extend onto the oxide layer **16**.

Yilmaz demonstrated that the voltage that each guard ring supports can be distributed evenly and the sensitivity to parasitic charges can be reduced by spreading the equipotential lines near the interface. This technique can be implemented in silicon devices relatively easily because the doping densities of the drift layer in

silicon devices are generally low, and guard rings can have reasonably large spacing between them. However, in silicon carbide devices, the doping densities in the drift layer can be up to 100 times or more than that of a silicon device with the same blocking capability and the electric field each guard ring supports may be up to 10 times or more greater than that of a silicon device. Therefore, the guard rings may need to be placed much closer to each other compared to a silicon device, and the field oxide thickness that may be needed may be much thicker than that used in silicon devices. Such requirements may be difficult to achieve with conventional fabrication techniques, such as photolithography, for silicon carbide devices because the Offset Field Plate-Floating Guard Ring structure has each field plate contacting each guard ring separately and the edge of the guard ring should not overlap with the edge of the next guard ring. To meet these requirements, each guard ring may need to be enlarged, and the alignment tolerance of the guard rings should be less than 0.25 μm . Such alignment requirements may be difficult, if not impossible, to achieve with conventional contact aligners for SiC. Step coverage may also be another issue with the Offset Field Plate-Floating Guard Ring structure because the thickness of the oxide that may be needed. Additionally, in field plate designs the quality of the oxide may be important in achieving acceptable results as it is the oxide that supports the field or voltages. Oxides in silicon carbide devices, generally have lower quality than that available in silicon devices. Accordingly, the Offset Field Plate-Floating Guard Ring structure may not be practical for silicon carbide devices.

SUMMARY OF THE INVENTION

Embodiments of the present invention may provide an edge termination for silicon carbide devices having a plurality of concentric floating guard rings in a silicon carbide layer that are adjacent and spaced apart from a silicon carbide-based semiconductor junction. An insulating layer, such as an oxide, is provided on the floating guard rings and a silicon carbide surface charge compensation region is provided between the floating guard rings and is adjacent the insulating layer.

In particular embodiments of the present invention, the floating guard rings extend a first distance into the silicon carbide layer and the surface charge compensation region extends a second distance into the silicon carbide layer. The second distance may be less than the first distance, in some embodiments. In further embodiments, the surface charge compensation region is lighter doped than the guard

rings. The surface charge compensation region may extend between adjacent ones of the floating guard rings so as to contact adjacent ones of the floating guard rings. Alternatively, the surface charge compensation region may extend between adjacent ones of the floating guard rings but only contact one of the adjacent floating guard rings.

The surface charge compensation region may be provided in certain embodiments by implanting a dopant in the silicon carbide layer, either before or after formation of the floating guard rings, so as to provide the surface charge compensation layer. The surface charge compensation region may, thus, be provided as several surface charge compensation regions, may be provided as a single region that overlaps the floating guard rings and/or may be provided as combinations thereof. The surface charge compensation region may also be provided as a second silicon carbide layer on the silicon carbide layer. Such a second layer may, for example, be provided by epitaxial growth of a silicon carbide layer.

The surface charge compensation region may, in some embodiments of the present invention, have a dopant concentration such that the surface of the surface charge compensation region adjacent the oxide layer is partially depleted by surface charges of the oxide layer and fully depleted when a reverse bias is applied to the device. Thus, in certain embodiments, despite the presence of a surface charge compensating region between the guard rings, when a maximum blocking voltage is applied to the device, the guard rings may be isolated from one another. In some embodiments of the present invention, the surface charge compensation region has a dose charge of from about 1×10^{12} to about $7 \times 10^{12} \text{ cm}^{-2}$, where the dose charge is the dopant concentration multiplied by the depth of the surface charge compensation layer. The surface charge compensation region may, in some embodiments, extend a distance of from about $0.1 \text{ }\mu\text{m}$ to about $2.0 \text{ }\mu\text{m}$ into the silicon carbide layer. Furthermore, in embodiments of the present invention where the surface charge compensation region does not connect adjacent floating guard rings, a gap of from about $0.1 \text{ }\mu\text{m}$ to about $2.0 \text{ }\mu\text{m}$ may be provided.

In particular embodiments of the present invention, the floating guard rings may be uniformly spaced, non-uniformly spaced or combinations of uniformly and non-uniformly spaced. Furthermore, the guard rings may extend from about $0.1 \text{ }\mu\text{m}$ to about $2.0 \text{ }\mu\text{m}$ into the silicon carbide layer. The guard rings may have a spacing of from about $0.1 \text{ }\mu\text{m}$ to about $10 \text{ }\mu\text{m}$. Additionally, in certain embodiments of the

present invention, from about 1 to about 100 guard rings may be provided. The guard rings may extend a distance of from about 2 μm to about 1 mm from the main junction of the device. The floating guard rings may have a dopant concentration of from about $1 \times 10^{18} \text{ cm}^{-3}$ to about $1 \times 10^{20} \text{ cm}^{-3}$.

5 In further embodiments of the present invention, the silicon carbide layer is an n-type silicon carbide layer and the guard rings and surface charge compensation layer are p-type silicon carbide. Complementary structures are also provided.

Methods of fabricating edge termination structures are recited herein are also provided.

10 The advantages and features of the invention, and the manner in which the same are accomplished, will become more readily apparent upon consideration of the following detailed description of the invention taken in conjunction with the accompanying drawings, which illustrate preferred and exemplary embodiments, and wherein:

DESCRIPTION OF THE DRAWINGS

Figure 1 is a diagram of a conventional MFGR structure and the ideal field profile of that structure;

Figure 2 is a diagram of an MFGR structure with offset field plates;

20 **Figure 3** is a cross section of an edge termination structure according to embodiments of the present invention;

Figure 4 is a cross section of an edge termination structure according to further embodiments of the present invention;

Figures 5A and 5B are cross sections illustrating possible operation of an edge termination structure according to embodiments of the present invention;

Figures 6A through 6J are cross sections illustrating methods of fabricating edge termination structures according to embodiments of the present invention;

Figures 7A, 8A, 9A, 10A, 11 and 12A are distribution plots of breakdown voltages for Schottky devices having a four guard ring termination structure provided on six separate wafers;

30 **Figures 7B, 8B, 9B, 10B, 11B and 12B** are distribution plots of breakdown voltages for Schottky devices having a six guard ring termination structure provided on six separate wafers;

Figures 7C, 8C, 9C, 10C, 11 and 12C are distribution plots of breakdown voltages for Schottky devices having an eight guard ring termination structure provided on six separate wafers;

5 **Figures 7D, 8D, 9D, 10D, 11D and 12D** are distribution plots of breakdown voltages for Schottky devices having an eight guard ring with a JTE at the last guard ring termination structure provided on six separate wafers;

Figures 7E, 8E, 9E, 10E, 11E and 12E are distribution plots of breakdown voltages for Schottky devices having a guard ring and JTE termination structure provided on six separate wafers similar to that described in Kinoshita *et al.*, "Guard
10 Ring Assisted RESURF: A New Termination Structure Providing Stable and High Breakdown Voltage for SiC Power Devices," *Tech. Digest of ISPSD '02*, pp. 253-256 (the Japan Paper);

Figures 7F, 8F, 9F, 10F, 11F and 12F are distribution plots of breakdown voltages for Schottky devices having a 1.75 μm guard ring with a charge
15 compensation layer termination structure provided on six separate wafers;

Figures 7G, 8G, 9G, 10G, 11G and 12G are distribution plots of breakdown voltages for Schottky devices having a 2.0 μm guard ring with a charge compensation layer termination structure provided on six separate wafers; and

Figures 7H, 8H, 9H, 10H, 11H and 12H are distribution plots of breakdown
20 voltages for Schottky devices having a JTE termination structure provided on six separate wafers.

DETAILED DESCRIPTION

The present invention will now be described with reference to the figures
25 which illustrate various embodiments of the present invention. As illustrated in the Figures, the sizes of layers or regions are exaggerated for illustrative purposes and, thus, are provided to illustrate the general structures or the present invention. Furthermore, various aspects of the present invention are described with reference to a layer being formed on a substrate or other layer. As will be appreciated by those of
30 skill in the art, references to a layer being formed on another layer or substrate contemplates that additional layers may intervene. References to a layer being formed on another layer or substrate without an intervening layer are described herein as being formed "directly" on the layer or substrate. Like numbers refer to like elements throughout.

As is described in more detail below, embodiments of the present invention may provide improved edge termination of semiconductor devices, such as P-N, Schottky, PiN or other such semiconductor devices. Particular embodiments of the present invention provide edge termination for silicon carbide (SiC) devices. For example, embodiments of the present invention may be utilized as edge termination for SiC Schottky diodes, junction barrier Schottky (JBS) diodes, PiN diodes, thyristors, transistors, or other such SiC devices. Embodiments of the present invention may reduce the sensitivity of a multiple floating guard ring termination to oxide-semiconductor surface charges. In particular embodiments, a surface charge compensation layer, such as a thin p-type layer, is provided in addition to the multiple floating guard rings. The surface charge compensation layer is used to at least partially neutralize the effects of charges at oxide-semiconductor interfaces in the silicon carbide devices.

Figure 3 is a cross section of a silicon carbide semiconductor device illustrating particular embodiments of the present invention. As illustrated in **Figure 3**, a silicon carbide layer 30, such as a lightly doped n-type silicon carbide layer, has formed therein a main junction 32, for example, of p-type silicon carbide, and a plurality of floating guard rings 34, such as p-type silicon carbide floating guard rings. An insulating layer 26, such as an oxide layer, is provided on the silicon carbide layer 30. The insulating layer 26 may be a deposited or grown oxide and may be fabricated utilizing techniques known to those of skill in the art. In particular embodiments of the present invention, the insulating layer 26 may be an oxide, such as SiO₂, a nitride, such as Si₃N₄, an oxide-nitride-oxide structure and/or an oxynitride or organic films such as a polyimide layer.

As is further illustrated in **Figure 3**, thin regions of silicon carbide, such as p-type silicon carbide, are provided between the spaced apart floating guard rings 34 to spread the equipotential lines to reduce the surface field and thus provide surface charge compensation regions or layers 36. As seen in **Figure 3**, respective ones of the surface charge compensation regions 36 may be adjacent and contacting a first of two adjacent guard rings 34 and extend from the first guard ring towards the second of the two adjacent guard rings 34. Alternatively, two or more thin regions of silicon carbide could be provided between adjacent ones of the floating guard rings 34 and the two or more thin regions could extend from respective ones of the floating guard rings toward each other. In other embodiments of the present invention, the surface

charge compensation regions 36 need not be identical in size, doping, shape or location relative to the adjacent guard rings 34. The surface charge compensation regions 36 may be provided, for example, as a layer of p-type silicon carbide.

For the structure illustrated in **Figure 3** where p-type silicon carbide surface charge compensation regions are provided in an n-type silicon carbide layer, the dose charge (concentration x depth = dose) of the surface charge compensation regions or layers 36 should be from about 1×10^{12} to about $5 \times 10^{12} \text{ cm}^{-2}$. The oxide-semiconductor interface is expected to have from about 1×10^{12} to about $2 \times 10^{12} \text{ cm}^{-2}$ of positive charge. The surface of the surface charge compensation regions 36 will, typically, be depleted by the positive surface charges, and the negative charges in the depletion region in the surface charge compensation regions 36 will terminate the E-field lines originating from the oxide interface charges, and neutralize the negative effects of the positive interface charges. Furthermore, the amount of charge in the surface charge compensation regions 36 is small enough so that these regions can be completely depleted at a lower voltage (lower than the blocking voltage of the device), which may be required for guard rings to function properly. Therefore, surface charge compensation regions 36 may make the multiple floating guard ring termination less sensitive or insensitive to the changes in the oxide charge. Thus, operation of the surface charge compensation regions 36 according to embodiments of the present invention may function very differently from the JTE termination that utilizes the RESURF principle Appels *et al.*, "*High-voltage thin layer devices (RESURF devices)*," IEDM Tech. Dig., 1979, pp. 238-241, because the function the surface charge compensation regions 36 described herein is to compensate for the oxide charges, whereas the p-layer in a conventional JTE is used to terminate the charge in the depletion region of the drift layer vertically, so that the lateral field is minimized.

While the structure illustrated in **Figure 3** may be effective at compensating for oxide charges, the small spacing between the floating guard rings that are provided in silicon carbide devices may make fabrication of such devices difficult because of the tight alignment tolerances that may be needed for photolithography. Therefore, in silicon carbide devices, it may be more practical to merge all surface-charge compensating p-layers into one pattern, connecting all guard rings as shown in **Figure 4**. Thus, as illustrated in **Figure 4**, a silicon carbide device 20' is provided having a surface charge compensation layer 38 that is provided between adjacent ones of the floating guard rings 34. In the device 20' the charge compensating layer 38 is

illustrated as a p-type silicon carbide layer. This p-layer **38** may have the same total charge of from about 1×10^{12} to about $7 \times 10^{12} \text{ cm}^{-2}$, which is the same as that illustrated in **Figure 3**. The charge in the p-layer **38** will neutralize the positive oxide charge, and therefore making the device less sensitive to the oxide-semiconductor interface charges.

The surface charge compensation regions/layer **36**, **38** may, in some embodiments, have a thickness of from about $0.1 \text{ }\mu\text{m}$ to about $2 \text{ }\mu\text{m}$. Furthermore, in embodiments of the present invention where the surface charge compensation regions **36** do not connect adjacent floating guard rings, a gap of from about $0.1 \text{ }\mu\text{m}$ to about $2 \text{ }\mu\text{m}$ may be provided.

In particular embodiments of the present invention, the floating guard rings **34** may be uniformly spaced, non-uniformly spaced or combinations of uniformly and non-uniformly spaced. Furthermore, the guard rings **34** may extend from about $0.1 \text{ }\mu\text{m}$ to about $2 \text{ }\mu\text{m}$ into the silicon carbide layer. The guard rings **34** may have a spacing of from about $0.1 \text{ }\mu\text{m}$ to about $10 \text{ }\mu\text{m}$. Additionally, in certain embodiments of the present invention, from about 1 to about 100 guard rings **34** may be provided. The guard rings may **34** extend a distance of from about $2 \text{ }\mu\text{m}$ to about 1 mm from the main junction of the device. The floating guard rings **34** may have a dopant concentration of from about $1 \times 10^{18} \text{ cm}^{-3}$ to about $1 \times 10^{20} \text{ cm}^{-3}$.

In fabricating devices according to certain embodiments of the present invention, the p-layer **38** or p-type regions **36** may be formed before or after formation of the guard rings **34**. Such regions **36** or layer **38** may be provided by, for example, ion implantation, or other techniques known to those of skill in the art. Alternatively, the p-layer and/or p-regions may be an epitaxially grown layer of SiC or deposited layer of SiC that is formed on the layer **30** and, in the case of the regions, patterned to provide the desired surface charge compensation regions and/or layers. In such case, the guard rings may be formed prior to formation of the SiC layer or after formation of the SiC layer.

The operation of the termination according to certain embodiments of the present invention is illustrated in **Figures 5A** and **5B**. When a small reverse bias is applied, the neutral part of the surface charge compensation layer (SCCL) **38** (*i.e.*, the portion of the layer **38** that has not been depleted by the oxide charge) starts being depleted and provides the depletion region **50** as illustrated in **Figure 5A**. Because the SCCL **38** is not totally depleted, all guard rings are electrically connected at this

point, and the portion of the SCCL 38 that extends out of the outer-most guard ring prevents premature breakdown by spreading the depletion region, as shown in **Figure 5A**. With application of a higher reverse bias, the SCCL 38 becomes fully depleted, and the guard rings become electrically isolated. However, the guard rings are still
5 coupled to each other by the capacitances (*see* C1, C2, C3 and C4 illustrated in **Figure 5A**). The voltage applied to the device is divided according to the capacitances between the guard rings.

For example, if in **Figure 5A**, V1 is the voltage between the main junction 32 and the first guard ring 34, V2 is the voltage between the first guard ring 34 and the
10 second guard ring 34, V3 is the voltage between the second guard ring and the third guard ring and V4 is the voltage between the third guard ring and the n-layer 30, then $V1 = ((1/C1)/(1/C1+1/C2+1/C3+1/C4))*\text{Total Voltage}$, where the Total Voltage is $V1+V2+V3+V4$. The potential of each guard ring is determined by this capacitance ratios and applied reverse bias voltage, which then determines the width of the
15 depletion under each guard ring in the vertical direction. The potential of each guard ring increases as it gets closer to the main junction. As a result, the smoothly spread-out depletion region 50' shown in **Figure 5B** can be achieved.

While embodiments of the present invention have been illustrated with reference to a P-N main junction, as will be appreciated by those of skill in the art in
20 light of the present disclosure, edge termination techniques according to embodiments of the present invention may be utilized with other devices and/or junction types, such as Schottky junctions.

Methods of fabricating junction edge termination structures according to embodiments of the present invention will now be described with reference to
25 **Figures 6A through 6J**. As seen in **Figure 6A**, a silicon carbide layer 30 has formed in it a junction 32 and spaced apart concentric floating guard rings 34. Such regions may be formed, for example, ion implantation into a silicon carbide substrate and/or epitaxial layer.

As is seen in **Figure 6B**, a mask layer 100 may be formed and patterned on
30 the silicon carbide layer and may correspond to the junction 32 and guard ring 34 regions. The mask layer 100 may be made of conventional mask materials and may, for example, be patterned using conventional photolithography or other such techniques known to those of skill in the art. The mask layer 100 opens windows adjacent the junction 32 and the guard rings 34. The windows may extend partly or

completely between adjacent guard rings 34 and/or a guard ring 34 and the junction 32.

Figure 6C illustrates the formation of the surface charge compensation regions 36 through ion implantation using the mask layer 100 as an ion implantation mask. The mask layer 100 may then be removed (**Figure 6D**) and the insulating layer 26 formed on the resulting structure (**Figure 6E**). The insulating layer 26 may, for example, be formed by thermal oxidation and/or depositing an oxide on the resulting structure.

Figure 6F illustrates methods of fabricating an edge termination structure according to further embodiments of the present invention. As seen in **Figure 6F**, a silicon carbide layer 30 has formed on it a thin silicon carbide layer 120. The silicon carbide layer 120 may be an implanted layer and/or an epitaxial layer and may have a thickness and doping level as discussed above with reference to the surface charge compensation regions and/or layer.

Figure 6G illustrates the formation and patterning of a mask layer 140. The mask layer 140 may be formed utilizing conventional masking techniques and corresponds to the surface charge compensation regions. The windows in the mask may correspond to the junction 32 and/or guard rings 34. Utilizing the mask layer 140 as an ion implantation mask, ions are implanted in the silicon carbide layer 30 to provide the junction 32 and/or the guard rings 34 (**Figure 6H**). The mask layer 140 may then be removed (**Figure 6I**) and the insulating layer 26 formed on the resulting structure (**Figure 6J**). The insulating layer 26 may, for example, be formed by thermal oxidation and/or depositing an oxide on the resulting structure.

While embodiments of the present invention have been described with reference to particular operations in fabrication, particular mask patterns and the like, as will be appreciated by one of skill in the art in light of the present disclosure, other operations, sequences of operations, mask patterns and the likes may be utilized while still benefiting from the teachings of the present invention. For example, a different sequence of implantation of guard rings and surface charge compensation regions may be provided. Furthermore, the particular operations in fabrication of the device may depend on the device being fabricated. Thus, for example, the fabrication of a transistor may have different fabrication steps than the fabrication of a diode. Accordingly, embodiments of the present invention should not be construed as limited to particular operations in fabrication but may encompass and fabrication operations

that provide edge termination structures as described herein.

Examples

The following examples are illustrative of particular embodiments of the present invention and should not be construed as limiting embodiments of the present invention.

Schottky diodes with a 1.58 mm^2 active area were fabricated utilizing the junction termination techniques according to embodiments of the present invention. The various junction termination configurations are described in Table 1 below. In Table 1, the devices are identified by the number of guard rings (GR), whether a junction termination extension (JTE) was present, and if so, where the JTE was located and if the charge compensation layer (p layer) was present in the device. The reference to 1-zone JTE refers to a device having a single doping level JTE. The various physical and electrical characteristics of the devices are also provided in Table 1. In Table 1, BV refers to breakdown voltage and the average (AVE) and maximum (MAX) breakdown voltage for devices on one of the six wafers fabricated are provided.

Table 1: Junction Termination Test Samples

	4 GR	6 GR	6 GR + JTE on Last GR	8 GR	6 GR + p layer A	6 GR + p layer B	GR + JTE (Kinoshita et al)	1-zone JTE
GR width					3.25 μm	3.0 μm		
GR spacing					1.75 μm	2.0 μm		
Active P layer dose					3e12	3e12		
Active JTE dose							1e13	1e13
BV walkout	MOST	MOST	MOST	MOST	SOME	SOME	SOME	LEAST
Wafer1 AVE BV	606.7	670.0	593	678	707	722	664.5	711.4
Wafer1 Max BV	742	787	808	824	851	870	820	825
Wafer2 AVE BV	623.7	639.2	660.0	676.3	685.6	722.2	712.6	741.9
Wafer2	715	763	740	755	866	880	905	850

	4 GR	6 GR	6 GR + JTE on Last GR	8 GR	6 GR + p layer A	6 GR + p layer B	GR + JTE (Kinoshita et al)	1-zone JTE
Max BV								
Wafer3 AVE BV	671.6	709.2	720.1	736.9	739.4	695.1	793.3	779.5
Wafer3 Max BV	748	817	836	843	907	968	979	1056
Wafer4 AVE BV	678.4	755	713	729.4	739.6	746.5	702.7	713.7
Wafer4 Max BV	906	880	922	904	915	885	790	905
Wafer5 AVE BV	717.9	755	781.6	776	821.1	801.1	855.6	804.4
Wafer5 Max BV	790	915	905	885	1007	947	1100	1046
Wafer6 AVE BV	637.8	696.2	656.2	602.9	631.6	660.1	654.4	686.4
Wafer6 Max BV	760	836	817	805	782	820	851	926

Six wafers were fabricated with doping densities for Wafer1 of $\sim 7.1 \times 10^{15}$, Wafer2 of $\sim 7.7 \times 10^{15}$, Wafer3 of 6.25×10^{15} , Wafer4 of 6.3×10^{15} , Wafer5 of 5.3×10^{15} and Wafer6 of 5.5×10^{15} . All implants of the p-layer devices were performed at room temperature with a photoresist mask. However, other implant temperatures could be utilized. Boron was used as the dopant for all devices. **Figures 7A through 12H** are distribution plots for devices having the various termination types for the six wafers described in Table 1. As is seen from **Table 1**, the lightly doped p-layer may provide an improvement over similar guard ring devices without the charge compensation layer.

Figures 7A through 12H illustrate the breakdown voltage distribution between the devices of Table 1. **Figures 7A, 8A, 9A, 10A, 11A and 12A** are distribution plots of breakdown voltages for Schottky devices having a four guard ring termination structure provided on six separate wafers. **Figures 7B, 8B, 9B, 10B, 11B and 12B** are distribution plots of breakdown voltages for Schottky devices having a six guard ring termination structure provided on six separate wafers. **Figures 7C, 8C, 9C, 10C, 11C and 12C** are distribution plots of breakdown voltages for Schottky

devices having an eight guard ring termination structure provided on six separate wafers. **Figures 7D, 8D, 9D, 10D, 11D and 12D** are distribution plots of breakdown voltages for Schottky devices having an eight guard ring with a JTE at the last guard ring termination structure provided on six separate wafers. **Figures 7E, 8E, 9E, 10E, 11E and 12E** are distribution plots of breakdown voltages for Schottky devices having a guard ring and JTE termination structure provided on six separate wafers similar to that described in Kinoshita *et al.*, "Guard Ring Assisted RESURF: A New Termination Structure Providing Stable and High Breakdown Voltage for SiC Power Devices," *Tech. Digest of ISPSD '02*, pp. 253-256 (the Japan Paper). **Figures 7F, 8F, 9F, 10F, 11F and 12F** are distribution plots of breakdown voltages for Schottky devices having a 1.75 μm guard ring with a charge compensation layer termination structure provided on six separate wafers. **Figures 7G, 8G, 9G, 10G, 11G and 12G** are distribution plots of breakdown voltages for Schottky devices having a 2.0 μm guard ring with a charge compensation layer termination structure provided on six separate wafers. **Figures 7H, 8H, 9H, 10H, 11H and 12H** are distribution plots of breakdown voltages for Schottky devices having a JTE termination structure provided on six separate wafers.

In the drawings and specification, there have been disclosed typical preferred embodiments of the invention and, although specific terms are employed, they are used in a generic and descriptive sense only and not for purposes of limitation, the scope of the invention being set forth in the following claims.